Coventor Blog Improving DRAM Device Performance Through Saddle Fin Process Optimization

As DRAM technology nodes have scaled down, access transistor issues have been highlighted due to weak gate controllability. Saddle Fins with Buried Channel Array Transistors (BCAT) have subsequently been introduced [...]The post Improving DRAM Device Performance Through Saddle Fin Process Optimization appeared first on Coventor.